Prof. Yiran Chen’s paper, “Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance”, is accepted by IEEE Transactions on Very Large Scale Integration (TVLSI) Systems, volume 18, issue 11, October 2010